

DOI: https://doi.org/10.55708/js0308003

A Case Study on Formal Sequential Equivalence Checking based Hierarchical Flow Setup towards Faster Convergence of Complex SOC Designs

Anantharaj Thalaimalai Vanaraj 100, Reshi Razdan 2

¹Samsung Austin Semiconductors, Advanced Computing Lab, San Jose, 95134, CA, USA

²Samsung Austin Semiconductors, Samsung Austin Research Center, Austin, 78746, TX, USA

* Corresponding author: Anantharaj Thalaimalai Vanaraj, Samsung Austin Semiconductors - Advanced Computing Lab, 3655 N First St., San Jose, 95134, CA, USA; email: tvarvlsi@gmail.com

ABSTRACT: Functional Verification Sign-Off is the crux of the design verification problem faced by latest Silicon Designs on the Simulation/Stimulus Driven and the Formal Verification Platforms. Formal Verification Convergence is a custom specific criterion depending on the success, failure, exhaustiveness and reachability of the verification goals generated and validated by the Formal Tool. One of the key techniques in Formal Verification is the ability to mathematically prove the equivalence between two different versions of the same RTL Designs. Those RTL Design versions may differ in terms of Feature addition/removal or Bug Fixes or Low Power Capability or specific requirements. Synopsys VC Formal ™ tool provides this formal verification technique using a built-in Formal Application known as 'Sequential Equivalence (SEQ)' App. This Case Study outlines various approaches in deploying Formal SEQ App and an approach towards Faster Convergence.

KEYWORDS: Register Transfer Logic (RTL), Functional Verification, Formal Verification, Sequential Equivalence (SEQ), Sequential Equivalence Check (SEC), Synopsys VC Formal [™] tool, Formal Convergence, Universal Verification Methodology (UVM), Portable Stimulus Standard (PSS), Artificial Intelligence (AI), Machine Learning (ML). Object Oriented Programming (OOPs), Factory Pattern, Design Under Test (DUT), System On Chip (SOC), Synopsys SolvNet Plus [™], Specification (SPEC), Implementation (IMPL), Return Of Investment (ROI)

1. Introduction

Complex & Computationally Intensive SOC Designs drive the functional verification complexity much beyond the realm of conventional verification techniques. Further the functional verification complexity is compounded by the shorter time-to-market requirements & performance intensive applications of the latest Silicon Designs [1].

Semiconductor & EDA Industries in collaboration with Research Community pushing the functional verification capabilities to address the ever-increasing design complexity. Those functional verification capabilities are improved through advent of language Capabilities like OOPs, Software Inspired capabilities like factory pattern, verification standards like UVM & PSS. Noticeably these exciting interventions are mostly centered on the heavily leveraged & standardized simulation driven dynamic verification platform.

2. Formal Verification

Formal Verification has been around for few decades co-existing with simulation driven dynamic verification platform. Concurrent and Exponential growth of AI/ML driven EDA Tool mathematical proofing capabilities, Hardware Computing Resources & Silicon Design Complexities bringing forth the Formal Verification towards addressing the verification gap (Figure 1).

Advanced Silicon Solutions for Artificial Intelligence, Machine Learning, Real Time Data Processing & High-Performance Computing are driving the Silicon Design Complexity that can be effectively handled by Mathematical Proofing techniques than Simulation driven verification techniques [2], [3], [4], [5]. Hence, it's time for Formal Verification to be understood, leveraged & deployed for Silicon Design Verification.





Figure 1: Exponential Growth of EDA Tool Capabilities, Hardware Computing and Silicon Design Complexity with Verification Productivity Gap

3. Formal Convergence is a Challenge

Formal Verification Convergence is defined by the ability to mathematically prove the absence of bugs in the Design Under Test (DUT) based on the Formal Constraints, Checks & Verification Setup [6]. Formal Convergence as a criterion is characterized by the success, failure & inconclusiveness of the formal properties in each Formal Application Mode. Similar to Simulation's Verification SignOff Criteria, the Formal Convergence depends on multitude of factors like DUT Complexity, Formal Constraints Complexity, Formal Checks & much more (Figure 2).



Figure 2 : Formal Convergence Dependency

Formal Convergence is the single most complex & demanding activity [5] in the Formal Verification Flow (Figure 3). In this paper, we will discuss the Formal Convergence of Sequential Equivalence Checking Mode of the Formal Verification Platforms using Synopsys VC Formal [™] Tool.



Figure 3 : Formal Verification Tasks with their Complexity

4. Sequential Equivalence Checking Mode (SEQ/SEC)

In SEQ Mode, the Formal Engine checks the functional behavior at all the output ports across two releases or versions of the same Design Under Test (DUT). Formal Engine utilizes both the state-matching and non-state matching algorithms to prove those DUT releases/versions are functionally equivalent [7]. In addition to output port checks, the SEQ mode also performs internal sequential difference checks to ensure the DUT similarity within Design States.

Synopsys VC Formal TM tool auto generates these output port checks for the given DUT (referred as SEQ_TOP). This SEQ mode reduces the verification turnaround time (TAT) and improves productivity by providing an approach to exhaustively verify the modified/implemented Design feature. This avoids the need to redo the verification of the entire design. Towards Formally verify the Clock Gating logic in our complex SOC design, we have developed Formal SEQ Verification Setup using Synopsys VC Formal[™] tool. The two versions of the DUT are referred to as SPEC and IMPL in the SEQ mode nomenclature. Here specification-SPEC refers to the complex SOC design blocks without Clock Gating feature disabled and implementation-IMPL refers to complex SOC design blocks with Clock Gating feature enabled (Figure 4).



Figure 4 : SPEC & IMPL Versions of the DUT in this Case Study

5. SEQ Conventional Flow

In the conventional Flow of SEQ Mode, the Formal Engine checks the functional behavior at all the output ports of the top-level block across two versions of the same DUT (e.g., RTL Model A & RTL Model B as shown in Figure 5. Formal Engine proves or disproves the functional equivalence of the output ports of the top-level block in the SPEC & IMPL DUTs adhering to the defined Formal Input Constraints.



Figure 5 : Formal SEQ Verification

Though Formal Engine highlights internal sequential mismatches among with sub-blocks in the given DUT, there is NO output port level checks on the internal subblocks. Therefore, the Design Complexity of the entire DUT along with Formal Input Constraints plays a key role in the Formal Convergence.



6. SEQ Hierarchical Flow

Towards verifying the sub-block in each Top-Level Block without the need to develop Formal verification Setup, Synopsys VC Formal[™] tool provides an approach known as 'SEQ Hierarchical Verification Flow'. In this approach, we will be verifying the sub-block of a given Top-Level Block with complete reuse of the Formal Verification Setup & Input Constraints in the SEQ Mode as shown in the Figure 6. For the merit of this paper, we are utilizing the configuration#1 of the SEQ Hierarchical verification Flow defined in the Synopsys SolvNet Plus[™] documentation [8]. Please refer to the SolvNet Plus[™] documentation [9] for more details on the same.



Figure 6 : Formal SEQ Conventional Verification Flow

7. Value Addition by SEQ Hierarchical Flow

It is imperative to understand the value of sub-block or unit, or IP level verification compared to the Top/System/SOC level verification in the Simulation Stimuli driven verification platform for obvious reasons. Similarly, there exists great potential & ROI in verifying the Sub-blocks in Formal Verification provided the reusability of Top-Level Verification Setup & Constraints. Further the SEQ Hierarchical Verification Flow provides the much-needed boost to achieve Formal Verification Convergence at a much-desired rate. Figure 7 highlights the key value addition of Sub-block Verification in the SEQ Mode.



Figure 7 : Benefits of Formal SEQ Hierarchical Verification Flow

8. Case Study

In this paper, we will be discussing the Formal SEQ Verification of Two Subsystem Level Top Blocks 'A' & 'B'. These Blocks are few among the many subsystems with different functional capabilities & design complexities in the complex SOC (Figure 8).



Block A with multiple sub-blocks



Case Study – Block B

Block B with multiple sub-blocks



Figure 8 : Block Diagram of Top-Level Blocks 'A' & 'B'

Refer below Table 1 for a high-level relative comparison of Blocks 'A' & 'B'.

|--|

DUT	Block 'A'	Block 'B'
Design Complexity	High	Medium
Number of Sub blocks (first level)	6	5
Number of input ports	~250	~150
Number of output ports	~750	~450
Multipliers	Yes	Yes
Counters	Yes	Yes
Arithmetic Units	Yes	Yes

8.1. Block 'A' – SEQ Conventional Setup

As Shown in the Figure 9, the Formal Engine drives the input ports of both the SPEC & IMPL (Top level block 'A') based on the Formal Input Constraints and generates the auto checks to compare the output ports of the SPEC



& IMPL (Top level block 'A'). Here the Formal Convergence of the auto checks on the output ports is impacted by the Design Complexity of the entire DUT – Top Level Block 'A' and its Sub-blocks. Owing to the Complex nature of the SOC Design & large Cone of Influence (COI), we have achieved <80% Formal Convergence in our Case Study for Clock Gating Verification of Top-Level Block 'A'.



Figure 9 : Case Study - SEQ Conventional Flow of Block 'A'

Despite various efforts to improve Formal Convergence by Formal Techniques (like Black Boxing, Abstractions, Design reductions, Enhances Engine & Effort level and much more), our verification returns were stagnated with the unrelenting Formal Convergence at level of < 80% for this Top-Level Block 'A'. Hence, we have decided to deploy SEQ Hierarchical Flow to achieve the Formal Convergence of this Top-Level Block 'A'.

8.2. Block 'A' – SEQ Hierarchical Setups

In the SEQ Hierarchical Verification Flow (Figure 10, Figure 11 & Figure 12) of Block 'A', the Formal Engine drives the input ports of both the SPEC & IMPL (Top level block 'A') based on the Formal Input Constraints identical to the SEQ Conventional Verification Flow.



Figure 10 : SEQ Hierarchical Flow of Block 'A' - Sub-block 'S1'

NPUTS

Block A

Checked

Only Sub-block S1

But the Formal Engine generates auto checks to compare the output ports of the targeted Sub-block within the SPEC & IMPL blocks (Top level block 'A'). Multiple types of SEQ Hierarchical Verification Flow Testbenches were developed specific to each Sub-block which were chosen on selection criteria (refer next section).

SEQ Hierarchical Flow (Type#2)

Case Study - Verifying Sub-block S2 inside Block A



Figure 11: SEQ Hierarchical Flow of Block 'A' - Sub-block 'S2'

SEQ Hierarchical Flow (Type#3)

Case Study - Verifying Sub-block S3 inside Block A



Figure 12: SEQ Hierarchical Flow of Block 'A' - Sub-block 'S3'

For this case study, we have selected three sub-blocks (S1, S2 & S3) from Top Level Block 'A' for SEQ Hierarchical Verification Flow setups as show in the Figure 10, Figure 11 & Figure 12. Here the Formal Convergence of these newly generated auto checks on the sub-block output ports can be achieved much faster due to the limited nature of the Design Complexity & Cone Of Influence (COI) on these output checks.

8.3. Block 'A' – SEQ Conventional Setup with verified Subblocks Clock Gating Disabled

After successful verification closure of Sub-blocks S1, S2 & S3 using the SEQ Hierarchical Verification Flow of Top-Level Block 'A', we have created another version of the SEQ Conventional Flow setup the Top-Level Block 'A' with Clock Gating Disabled only those three verified subblocks (refer Figure 13). Thereby leveraging the Formal Verification Closure of those three sub-blocks within the Top-Level Block 'A' as well as reducing the Design Complexity & COI Effects on the Top-Level Output Port Checks of the Block 'A'.

Now we have achieved a better & faster Formal Convergence of >09% on the Top-Level Block 'A' with the

JENRS

same Formal Verification Setup & Constraints except for Clock Gating disabled sub-blocks within the DUT. This clearly proves the effectiveness of the SEQ Hierarchical Verification Flow on the selective Sub-Blocks (S1, S2 & S3) of the Top-Level Block 'A' to achieve faster Formal Convergence.

SEQ Conventional Flow Case Study – Verifying Block A with Clock Gating Disabled for Verified Sub-blocks



Figure 13: SEQ Conventional Flow of Block 'A' with verified Subblocks Clock Gating Disabled

8.4. Sub-block Selection Criteria

Even though the Sub-block SEQ verification setup can be developed quickly with reusable components from Top Level SEQ verification setup, it is ineffective to perform Sub-block verification on all the first level subblocks within a Top-Level Block. Henceforth we have devised a selection criterion to choose a sub-block for SEQ Hierarchical Verification Flow. Please note this selection criteria may be effective specifically for this case study.

Factors involved in the selection criterion of a subblock are: (not limited to)

- 1. Number of Inconclusive Top Level Block Checks impacted by the COI of this sub-block
- 2. Placement of this sub-block within the Logic Levels of the Top-Level Block
- 3. Proximity of this Sub-block to the Input/Output Ports of the Top-Level Block
- 4. Fan-in & Fan-out nature of this sub-block
- 5. Design Complexity of this sub-block

8.5. Block 'B' – SEQ Verification Setups

Considering that the verification setups of Top-Level Block 'B' is like the Top-Level Block 'A' as discussed in the previous sections, we are omitting the details on Top Level Block 'B' SEQ Verification Setup in this paper.

8.6. SEQ Verification Metrics Table

Based on this case study execution of Formal SEQ Verification on Top Level Blocks 'A' & 'B', we have captured the key metrics from the Synopsys VC Formal[™] Tool execution. These metrics were gathered from various

Formal runs with unchanged Formal Verification setup (except SEQ Flow change), Input Constraints, Design Versions of IMPL/SPEC, Tool Settings like Engine Selection, Number of Workers and so.

Case Study – Block A

DUT	Formal SEQ	SEQ Goals Count	Goals Converged (%)	Run Time
Top Block - A	Conventional	738	536 (72%)	150hrs
Sub-block- S1	Hierarchical	437	437 (100%)	91hrs
Sub-block- S2	Hierarchical	140	140 (100%)	34hrs
Sub-block- S3	Hierarchical	290	290 (100%)	51hrs
Top Block - A	Conventional (with Clock Gating disabled for verified sub-blocks - S1, S2 & S3)	738	695 (94%)	108hrs

Table 3: SEQ Metrics of Block 'B'

Case Study – Block B

DUT	Formal SEQ	SEQ Goals Count	Goals Converged (%)	Run Time
Top Block - B	Conventional	452	97(21.46%)	96hrs
Sub-block- S1	Hierarchical	410	409(99.75%)	21hrs
Sub-block- S2	Hierarchical	107	107(100%)	11hrs
Top Block - B	Conventional (with Clock Gating disabled for verified sub-blocks S1 & S2)	452	443(98.08%)	53hrs

9. SEQ Verification Formal Convergence Rate

We have analyzed the Rate of Convergence for all the SEQ Verification Flow Setups discussed in this case study on Top Level Blocks 'A' & 'B'.

9.1. Block 'A' SEQ Verification Formal Convergence Rate

In this case study, we were able to achieve Formal Convergence at a faster rate for Top Level Block 'A' with clock gating disabled on verified sub-blocks (S1, S2 & S3) in comparison to the SEQ Conventional Verification Flow of Top-Level Block 'A' (refer Figure 14)

Case Study – Block A Formal Convergence



Figure 14 : Formal Convergence Rate of Block 'A'

9.2. Block 'B' SEQ Verification Formal Convergence Rate

In this case study, we were able to achieve Formal Convergence at a faster rate for Top Level Block 'B' with clock gating disabled on verified sub-blocks (S1 & S2) in comparison to the SEQ Conventional Verification Flow of Top-Level Block 'B' (refer Figure 15)



Case Study – Block B Formal Convergence

Conven	tional		Rat	e of C	onverg	gence			
Conven on verifi	tional with C0 ed Sub-block	G Disabled							
_		/	89	0					
		G							
	~								
Ū	Ø	-0-			-0-	-0-	-0-	-0-	_0
10	0 20	1 30	1 6 40	1 9 50	60	2 70	3 80	3 90	-2

Figure 15 : Formal Convergence Rate of Block 'B'

10. Conclusions

This case study explored the Formal SEQ Verification setups with conventional and hierarchical flows on the Top-Level Blocks 'A' & 'B'. Further we have devised an added ability to disable clock gating for verified subblocks using SEQ Hierarchical flow in the Top-Level Block SEQ Conventional Flow.

Feature	Conventional	Hierarchical
Testbench Top	Single	Multiple
Constraints Reuse	No	Yes
Independent Sub- block Verification Support	No	Yes
Efforts required for Convergence	High	Medium
Rate of Convergence	Average	Faster

Table 4 : Relative Comparison of SEQ Flows'

In Table 4, we have highlighted the key comparative features of the SEQ Conventional and Hierarchical Flows.

Recommendations (1/3)

✓Utilize Synopsys VC Formal™ 'easy-to-setup' tool options for SEQ Hierarchical Flow



Figure 166: Recommendation#1 on SEQ Hierarchical Flow





Figure 177: Recommendation#2 on SEQ Hierarchical Flow

Consequently, we were able to achieve faster convergence between the Top-Level blocks in the Formal SEQ Conventional Flow. Figure 16, Figure 17 & Figure 18 illustrates the recommendations on SEQ Hierarchical Flow from this Case Study.

Recommendations (3/3)



Figure 188: Recommendation#3 on SEQ Hierarchical Flow

Hence, we recommend the Formal SEQ Hierarchical flow on the Designs that need convergence improvements beyond the known formal convergence techniques.

Conflict of Interest

The authors declare no conflict of interest.

Acknowledgment

The authors acknowledge the support and guidance from the Synopsys VC Formal [™] applications team and Samsung Austin Research Center (SARC) Design and verification teams.

References

- [1] A. Thalaimalai Vanaraj, M. Raj and L. Gopalakrishnan, "Functional Verification closure using Optimal Test scenarios for Digital designs," 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, 2020, pp. 535-538, doi: 10.1109/ICSSIT48917.2020.9214097.
- [2] https://www.researchgate.net/figure/Design-and-Verification Gaps-Design-productivity-growth-continues-to-remain-lowerthan_fig3_237116903
- [3] <u>https://semiwiki.com/semiconductor-services/semico-</u> research/293218-the-impact-of-ai-enabled-eda-tools-on-thesemiconductor-industry/



- [4] https://wiki.aiimpacts.org/doku.php?id=ai_timelines:hardware_a nd_ai_timelines:computing_capacity_of_all_gpus_and_tpus
- [5] https://aiimpacts.org/global-computing-capacity/
- [6] https://www.edn.com/ic-design-a-short-primer-on-the-formalmethods-based-verification/
- [7] https://dvcon-proceedings.org/wp-content/uploads/challengesof-formal-verification-on-deep-learning-hardware-acceleratorpaper.pdf
- [8] Synopsys VC Formal User Guide https://www.synopsys.com/verification/static-and-formalverification/vc-formal.html
- [9] Synopsys Documentations on SEQ Hierarchical Flow SolvNet Plus site - https://www.synopsys.com/support/licensinginstallation-computeplatforms/synopsys-documentation.html

Copyright: This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY-SA) license (https://creativecommons.org/licenses/by-sa/4.0/).



ANANTHARAJ THALAIMALAI VANARAJ has more than two decades of semiconductor integrated chips development experience in the storage, wireless and computing product domains. He had completed bachelor's degree in electronics and communication engineering from

Thanthai Periyar Institute of Technology, Vellore, Tamilnadu, India by 2002. He had received Master's degree in VLSI System from National Institute of Technology, Tiruchirappalli, Tamilnadu, India by 2004. In 2022, he was awarded PhD degree in post-CMOS technology by National Institute of Technology, Tiruchirappalli, Tamilnadu, India.

He is currently working as Formal Verification Lead with Samsung Austin Research Centre - Advanced Computing Lab (SARC-ACL), San Jose, California, USA. At SARC-ACL, he is driving the exploration and deployment of advanced formal techniques for verification of complex SOC designs. He has delivered multiple technical sessions in conferences, seminars and workshops. He has extensive research and development experience in NAND Flash Memory and ASIC/SOC design verification using IEEE 1800 ™ based System Verilog, System Verilog Assertion (SVA) and Universal Verification Methodology (UVM). He had received six US patents related to NAND Flash Memory and SSD products. He has published more than 10 research is also a reviewer and editorial board articles. He member in various reputed international journals. His research area involves NAND Flash Memory, Memory Architecture, CMOS VLSI Digital Design, IoT, Machine Signal Processing, Learning, Digital VLSI Logic/Functional Verification, and Quantum-dot Cellular Automata (QCA) designs.



RESHI RAZDAN has more than seven years of experience in the semiconductors and electronics product domain. He had worked with Huawei, Reliance Jio Infocom Limited and AMS Sensors. He completed a bachelor's degree in

electronics and communication engineering from Mumbai University in 2015. He completed Masters' degree from University of Maryland, College Park by 2020 with specialization in Computer Architecture, Digital Circuits designing and Verification of digital systems. Currently he is working as a senior formal verification engineer with Samsung Austin Research Center (SARC) at Austin, Texas. He is responsible for verifying one of the key subsystems of complex SOC design using various Formal Verification methodologies.